

ELECTRONIC ARTICLE SURVEILLANCE MARKER DEACTIVATOR USING PHASE CONTROL DEACTIVATION

BACKGROUND

5 An Electronic Article Surveillance (EAS) system is designed to prevent unauthorized removal of an item from a controlled area. A typical EAS system may comprise a monitoring system and one or more security tags. The monitoring system may create an interrogation zone at an access point for the controlled area. A security tag may be fastened to an item, such as an article of clothing. If the tagged item enters the interrogation zone, an alarm may
10 be triggered indicating unauthorized removal of the tagged item from the controlled area.

 When a customer presents an article for payment at a checkout counter, a checkout clerk either removes the security tag from the article, or deactivates the security tag using a deactivation device. In the latter case, improvements in the deactivation device may facilitate the deactivation operation, thereby increasing convenience to both the customer and clerk.
15 Consequently, there may be need for improvements in deactivating techniques in an EAS system.

BRIEF DESCRIPTION OF THE DRAWINGS

 The subject matter regarded as the embodiments is particularly pointed out and
20 distinctly claimed in the concluding portion of the specification. The embodiments, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

 FIG. 1 illustrates a block diagram of a deactivator in accordance with one
25 embodiment;

 FIG. 2 illustrates a block diagram of a coil circuit in accordance with one embodiment;

 FIGS. 3A and 3B illustrate graphs showing current peak amplitudes for a pair of delay times in accordance with one embodiment;

30 FIG. 4 illustrates a graph showing various peak amplitudes for different delay times in accordance with one embodiment;

 FIG. 5 illustrates a graph of an alternating current (AC) input voltage waveform and a current waveform in accordance with one embodiment; and

FIG. 6 illustrates a graph of a current waveform in accordance with one embodiment.

DETAILED DESCRIPTION

Numerous specific details may be set forth herein to provide a thorough
5 understanding of the embodiments of the invention. It will be understood by those skilled in
the art, however, that the embodiments of the invention may be practiced without these
specific details. In other instances, well-known methods, procedures, components and
circuits have not been described in detail so as not to obscure the embodiments of the
invention. It can be appreciated that the specific structural and functional details disclosed
10 herein may be representative and do not necessarily limit the scope of the invention.

It is worthy to note that any reference in the specification to “one embodiment” or “an
embodiment” means that a particular feature, structure, or characteristic described in
connection with the embodiment is included in at least one embodiment. The appearances of
the phrase “in one embodiment” in various places in the specification are not necessarily all
15 referring to the same embodiment.

One embodiment of the invention may be directed to a deactivator for an EAS system.
The deactivator may be used to deactivate an EAS security tag using phase control of an
alternating current (AC) voltage. The security tag may comprise, for example, an EAS
marker encased within a hard or soft outer shell. The deactivator may create a magnetic field
20 using phase control of the AC current voltage to deactivate the marker. Once deactivated, the
EAS security tag may pass through the interrogation zone without triggering an alarm. The
deactivator may be described in more detail with reference to FIG. 1.

Referring now in detail to the drawings wherein like parts are designated by like
reference numerals throughout, there is illustrated in FIG. 1 a block diagram of a deactivator
25 100. Deactivator 100 may comprise a plurality of nodes. The term “node” as used herein
may refer to an element, module, component, board or device that may process a signal
representing information. The term “module” as used herein may refer to one or more
circuits, registers, processors, software subroutines, or any combination thereof could be
substituted for one, several, or all of the modules. The signal may be, for example, an
30 electrical signal, optical signal, acoustical signal, chemical signal, and so forth.

In one embodiment, deactivator 100 may comprise a zero-crossing circuit 106
connected to a processor 102 via line 114. Processor 102 may be connected to a coil circuit
110 via line 120, and memory 104 via line 112. Marker detector 108 may be connected to

coil circuit 110 via line 120. Although a limited number of nodes are shown in FIG. 1, it may be appreciated that the functionality for the various nodes may be implemented using more or less nodes and still fall within the scope of the embodiments.

In one embodiment, deactivator 100 may comprise marker detector 108. Marker
5 detector 108 may comprise transmit/receive coils and associated processing circuitry to detect the presence of an EAS marker for an EAS security tag. Alternatively, marker detector 108 may also be part of coil circuit 110. Once detector 108 detects the presence of an EAS marker, it may send a signal to zero crossing circuit 106 via line 116 to initiate the
deactivation operation to deactivate the EAS marker, thereby rendering it undetectable by the
10 EAS detection equipment when passing through the interrogation zone.

In one embodiment, deactivator 100 may comprise a zero crossing circuit 106. Zero-
crossing detector 106 may monitor an alternating current (AC) input voltage waveform
provided to coil circuit 110. Zero-crossing detector 106 may produce a pulse at each
transition of the AC input voltage waveform (“zero-crossing”). The transition may be either
15 from positive to negative or from negative to positive. Zero-crossing detector 106 may
output a signal comprising a train of pulses via line 114 to processor 102, with each pulse
representing a zero-crossing of the AC input voltage waveform.

In one embodiment, deactivator 100 may comprise a processor 102 and memory 104.
The type of processor may vary in accordance with any number of factors, such as desired
20 computational rate, power levels, heat tolerances, processing cycle budget, input data rates,
output data rates, memory resources, data bus speeds and other performance constraints. For
example, the processor may be a general-purpose or dedicated processor, such as a processor
made by Intel® Corporation, for example. Processor 102 may execute software. The
software may comprise computer program code segments, programming logic, instructions or
25 data. The software may be stored on a medium accessible by a machine, computer or other
processing system, such as memory 104. Memory 104 may comprise any computer-readable
mediums, such as read-only memory (ROM), random-access memory (RAM), Programmable
ROM (PROM), Erasable PROM (EPROM), magnetic disk, optical disk, and so forth. In one
embodiment, the medium may store programming instructions in a compressed and/or
30 encrypted format, as well as instructions that may have to be compiled or installed by an
installer before being executed by the processor. In another example, the functions
performed by processor 102 may also be implemented as dedicated hardware, such as an
Application Specific Integrated Circuit (ASIC), Programmable Logic Device (PLD) or

Digital Signal Processor (DSP) and accompanying hardware structures. In yet another example, the functions performed by processor 102 may be implemented by any combination of programmed general-purpose computer components and custom hardware components. The embodiments are not limited in this context.

5 In one embodiment, processor 102 may generate a timing signal to provide timing information to coil circuit 110. In one embodiment, processor 102 may receive the zero-crossing signal from zero-crossing detector 106. Processor 102 may use the zero-crossing signal to determine a reference time. The reference time may comprise the leading edge or falling edge of a pulse in the zero-crossing signal. Processor 102 may use the reference time
10 to interpolate a zero-crossing period for the AC input voltage waveform. For example, the zero-crossing period for an AC input voltage waveform typically used in the United States may correspond to approximately 60 Hertz (Hz). In another example, the zero-crossing period for an AC input voltage waveform typically used in Europe may correspond to approximately 50 Hz. Once processor 102 determines the zero-crossing period, processor
15 102 may retrieve a plurality of delay times corresponding to the zero-crossing period. The delay times may be predetermined and stored as part of a timing table in memory 104 and retrieved via line 112. The delay times may also be calculated during run time using the appropriate equations. Processor 102 may use the retrieved delay times and zero-crossings to generate a timing signal for coil circuit 110. The delay times and timing signal may be
20 described in more detail with reference to FIGS. 2-6. Processor 102 may send the timing signal to coil circuit 110 via line 120.

 In one embodiment, deactivator 100 may comprise coil circuit 110. Coil circuit 110 may receive the timing signals from processor 102. Coil circuit 110 may use the timing signals to energize one or more coils at predetermined time intervals. The energized coils
25 may generate a magnetic field having an amplitude profile sufficient to deactivate or render inactive an EAS marker for an EAS security tag. The term "amplitude profile" may refer to the peak amplitudes of a waveform over a given time interval.

 In one embodiment, coil circuit 110 may generate a magnetic field having an amplitude profile sufficient to deactivate a "magneto-mechanical" EAS marker. Magneto-
30 mechanical EAS markers may include an active element and a bias element. When the bias element is magnetized in a certain manner, the resulting bias magnetic field applied to the active element causes the active element to be mechanically resonant at a predetermined frequency upon exposure to an interrogation signal which alternates at the predetermined

frequency. The EAS detection equipment used with this type of EAS marker generates the interrogation signal and then detects the resonance of the EAS marker induced by the interrogation signal. To deactivate the magneto-mechanical EAS markers, the bias element may be degaussed by exposing the bias element to an alternating magnetic field that has an
5 initial magnitude that is greater than the coercivity of the bias element, and then decays to zero over a time interval. After the bias element is degaussed, the EAS marker's resonant frequency is substantially shifted from the predetermined interrogation signal frequency, and the EAS marker's response to the interrogation signal is at too low an amplitude for detection by the detecting apparatus.

10 In one embodiment, coil circuit 110 may generate the desired magnetic field without the use of high voltage capacitors. High voltage capacitors are typically a significant percentage of the deactivator size and cost. Further, high voltage capacitors need time to charge after each use. Typically the charge time may be 0.5 to 1.5 seconds, for example. The charge time may limit the throughput of products having an EAS marker over the device.
15 Throughput may be particularly important in those applications having a low tolerance to latency, such as the food service industry, for example. By obviating the need for high voltage capacitors, deactivator 100 may be smaller and less expensive than conventional deactivators, and may also increase throughput of security tags through deactivator 100.

FIG. 2 illustrates a block diagram of a coil circuit in accordance with one
20 embodiment. FIG. 2 illustrates a coil circuit 200. Coil circuit 200 may be representative of, for example, coil circuit 110. In one embodiment, coil circuit 200 may comprise a series LR circuit that is tied on one side to an AC line voltage source 202, and on the other side to a high voltage low side electronic power switch 208. The AC line voltage source 202 may provide a 110 or 220 volt 60 Hz power supply as provided by a power company, for example.
25 An example of switch 208 may comprise a Triode Alternating Current (TRIAC) switch. An inductive EAS antenna such as coil 210 may be positioned between AC voltage source 202 and switch 208. Coil 210 may comprise, for example, an inductor 204 and a resistor 206, with resistor 206 being parasitic.

In one embodiment, switch 208 may be fired in accordance with the timing signal
30 from processor 102, for example. The firing times may allow current to flow through coil 210. The amount of coil current may be inversely proportional to the fire delay time. By firing switch 208 each half cycle at progressively increasing delay times relative to the AC zero-crossings, an exponentially decaying AC current may flow through the windings of coil

210. This may produce a decaying magnetic field proportional to the number of turns in coil 210 times the peak coil current. The resulting decaying magnetic field may be sufficient to deactivate an EAS marker for an EAS security tag.

In one embodiment, processor 102 may generate the timing signal using an array of
5 delay times and zero-crossing information generated by zero-crossing detector 106. Each delay time may represent a time interval between a zero-crossing and start time to fire switch 208. The delay times may get longer for each successive firing. Since the current flowing through coil 210 is inversely proportional to the delay time, the peak amplitude for each cycle in the coil current waveform may decrease over time, thereby creating the decaying magnetic
10 field. Consequently, a coil current waveform and resulting magnetic field of a desired amplitude profile may be generated in accordance with the appropriate delay times. The relationship between delay times and coil current may be further described with reference to FIGS. 3A and 3B.

FIGS. 3A and 3B illustrate graphs showing current peak amplitudes for a pair of delay
15 times in accordance with one embodiment. As shown in FIGS. 3A and 3B, switch 208 may be closed at a precise delay time (angle) relative to the zero crossing for the AC input voltage waveform to start coil current for coil 210. Switch 208 may naturally commutate back to an open state over a period of time, thereby preventing the AC input voltage from being applied to coil 210. The result is a coil current having a peak amplitude over a given time period. As
20 shown in FIGS. 3A and 3B, an early firing time produces a higher peak amplitude than a later firing time. For example, FIG. 3A illustrates a graph of the coil current for coil 210 when switch 208 is closed after a 3 millisecond (ms) delay from the initial zero-crossing of an AC input voltage waveform. Coil current may be allowed to flow through coil 210, with the coil current having a peak amplitude of approximately 38 Amperes (Amps). By way of contrast,
25 FIG. 3B illustrates a graph of the coil current for coil 210 when switch 208 is closed after a 6 ms delay from the initial zero-crossing of the AC input voltage waveform. The peak amplitude for the resulting coil current in this case may be lower than shown in FIG. 3A, or approximately 16 Amps.

FIG. 4 illustrates a graph showing various peak amplitudes for different delay times in
30 accordance with one embodiment. As shown by FIGS. 3A and 3B, coil current for coil 210 may be decayed in a precise manner by varying the delay times relative to the zero-crossings for the AC input voltage waveform. FIG. 4 illustrates a plurality of delay times and their corresponding peak amplitudes for the coil current for coil 210. As shown in FIG. 4, peak

amplitudes for the coil current decrease as the time interval for the delay time increases. For example, the peak amplitude for the coil current may start at approximately 30 Amps with a 3 ms delay time, and may progressively decrease to 0 as the delay time is increased to an 8 ms delay time. It is worthy to note that the time interval for each delay time is constrained to be less than half the AC input voltage waveform cycle period, as represent by $T_d < T/2$. This is because the AC input voltage switches polarity, and therefore, the current produced would also switch polarity.

FIG. 5 illustrates a graph of an AC input voltage waveform and a current waveform in accordance with one embodiment. FIG. 5 illustrates a graph of an AC input voltage waveform and a coil current waveform using the values shown in FIG. 4. As shown in FIG. 5, the successive delay times in the start of the coil current through coil 210 result in corresponding decreases in peak coil current. The resulting coil current waveform may generate a decaying magnetic field to deactivate the EAS marker.

FIG. 6 illustrates a graph of a current waveform in accordance with one embodiment. FIG. 6 illustrates a more detailed graph of the coil current waveform using the values shown in FIG. 4. Successive firings of switch 208 at increasing delays with respect to the zero-crossings for the AC input voltage waveform produces an exponentially decaying current waveform. The exponentially decaying waveform may be sufficient to produce an alternating magnetic field to deactivate the EAS marker for EAS security tags brought in close proximity to coil 210. The magnetic field is generated by the product of the number of coil turns times the coil current. It is worthy to note that by reducing the coil current by a factor of approximately 10-20, and increasing the number of coil turns by the same factor, the magnetomotive force (mmf) remains approximately constant.

While certain features of the embodiments of the invention have been illustrated as described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the embodiments of the invention.